



(19)

(11) Publication number: **0**

Generated Document.

PATENT ABSTRACTS OF JAPAN(21) Application number: **03315275**(51) Intl. Cl.: **G11C 11/409**(22) Application date: **05.11.91**

(30) Priority:		(71) Applicant: OKI ELECTRIC IND CO
(43) Date of application publication:	25.05.93	(72) Inventor: ITO HIDEKI
(84) Designated contracting states:		(74) Representative:

**(54) SEMICONDUCTOR
MEMORY**

(57) Abstract:

PURPOSE: To prevent the power consumption from increasing at the time of waiting by decreasing considerably the leak current to flow at the time of waiting even when the shorting occurs between a bit line and a word line.

CONSTITUTION: Only during the constant period at the time of transferring from a waiting condition to a data reading action, a precharging circuit 6 precharges a bit line BLm to 1/2Vcc and at the time of other waiting, a ground potential setting circuit 11 sets the bit line BLm to the ground potential.

COPYRIGHT: (C)1993,JPO&Japio

